

DS1744/DS1744P Y2K-Compliant, Nonvolatile Timekeeping RAMs


www.maxim-ic.com

FEATURES

- Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit, and Lithium Energy Source
- Clock Registers are Accessed Identically to the Static RAM. These Registers are Resident in the Eight Top RAM Locations.
- Century Byte Register (i.e., Y2K Compliant)
- Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power
- BCD-Coded Century, Year, Month, Date, Day, Hours, Minutes, and Seconds with Automatic Leap-Year Compensation Valid Up to the Year 2100
- Battery Voltage-Level Indicator Flag
- Power-Fail Write Protection Allows for ±10%
 V_{CC} Power-Supply Tolerance
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time
- DIP Module Only Standard JEDEC Byte-Wide 32k x 8 Static RAM Pinout
- PowerCap® Module Board Only Surface-Mountable Package for Direct Connection to PowerCap Containing Battery and Crystal Replaceable Battery (PowerCap) Power-On Reset Output Pin-for-Pin Compatible with Other Densities of DS174xP Timekeeping RAM
- Also Available in Industrial Temperature Range: -40°C to +85°C
- UL Recognized

PowerCap is a registered trademark of Dallas Semiconductor.

PIN CONFIGURATIONS



1 of 18 REV: 042506

PIN DESCRIPTION

PIN NAME			TVIV COV OV
EDIP	PowerCap	NAME	FUNCTION
1	32	A14	
2	30	A12	7
3	25	A7	
4	24	A6	
5	23	A5	
6	22	A4	
7	21	A3	
8	20	A2	Address Input
9	19	A1	
10	18	A0	
21	28	A10	
23	29	A11	
24	27	A9	
25	26	A8	
26	31	A13	
11	16	DQ0	
12	15	DQ1	
13	14	DQ2	
15	13	DQ3	Data Input/Output
16	12	DQ4	
17	11	DQ5	
18	10	DQ6	
19	9	DQ7	
14	17	GND	Ground
20	8	CE	Active-Low Chip-Enable Input
22	7	\overline{OE}	Active-Low Output-Enable Input
27	6	WE	Active-Low Write-Enable Input
28	5	V_{CC}	Power-Supply Input
	4	RST	Active-Low Reset Output, Open Drain. Requires a pullup resistor for proper operation.
	1, 2, 3, 33, 34	N.C.	No Connection
		$X1, X2, V_{BAT}$	Crystal Connections, V _{BAT} Battery Connection

ORDERING INFORMATION

PART	VOLTAGE (V)	TEMP RANGE	PIN-PACKAGE	TOP MARK**
DS1744- 70	5.0	0°C to +70°C	28 EDIP	DS1744-70
DS1744-70+	5.0	0°C to +70°C	28 EDIP	DS1744+70
DS1744-70IND	5.0	-40°C to +85°C	28 EDIP	DS1744-70IND
DS1744-100+	5.0	0° C to $+70^{\circ}$ C	28 EDIP	DS1744+100
DS1744W-120	3.3	0°C to +70°C	28 EDIP	DS1744W-120
DS1744W-120+	3.3	0°C to +70°C	28 EDIP	DS1744W+120
DS1744W-120IND	3.3	-40°C to +85°C	28 EDIP	DS1744W-120IND
DS1744P -70	5.0	0° C to $+70^{\circ}$ C	34 PowerCap*	DS1744P-70
DS1744P-70+	5.0	0°C to +70°C	34 PowerCap*	DS1744P+70
DS1744P-70IND	5.0	-40°C to +85°C	34 PowerCap*	DS1744P-70IND
DS1744P-100+	5.0	0°C to +70°C	34 PowerCap*	DS1744P+100
DS1744WP-120	3.3	0°C to +70°C	34 PowerCap*	DS1744WP-120
DS1744WP-120+	3.3	0°C to +70°C	34 PowerCap*	DS1744WP+120
DS1744WP-120IND	3.3	-40°C to +85°C	34 PowerCap*	DS1744WP-120IND

⁺ Denotes a lead-free/RoHS-compliant device.

DESCRIPTION

The DS1744 is a full-function, year-2000-compliant (Y2KC), real-time clock/calendar (RTC) and 32k x 8 NV SRAM. User access to all registers within the DS1744 is accomplished with a byte-wide interface as shown in Figure 1. The RTC information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the date of each month and leap year are made automatically. The RTC clock registers are double-buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1744 also contains its own power-fail circuitry that deselects the device when the $V_{\rm CC}$ supply is in an out-of-tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low $V_{\rm CC}$ as errant access and update cycles are avoided.

^{*}DS9034-PCX, DS9034I-PCX, DS9034-PCX+ required (must be ordered separately).

^{**} A "+" anywhere in the top mark denotes a lead-free device. An "IND" denotes an industrial temperature grade device.




Figure 1. DS1744/DS1744P Block Diagram

PACKAGES

The DS1744 is available in two packages (28-pin encapsulated DIP and 34-pin PowerCap module). The 28-pin EDIP module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap module board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1744P after the completion of the surface-mount process. Mounting the PowerCap after the surface-mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap module board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

CLOCK OPERATIONS—READING THE CLOCK

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1744 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit, bit 6 of the century register (Table 2). As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is, day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All the DS1744 registers are updated simultaneously after the internal clock-register updating process has been re-enabled. Updating is within a second after the read bit is written to 0. The READ bit must be a 0 for a minimal of 500µs to ensure the external registers are updated.

Table 1. Truth Table

V_{CC}	CE	ŌĒ	WE	MODE	DQ	POWER
	$V_{ m IH}$	X	X	Deselect	High-Z	Standby
$V \sim V$	$ m V_{IL}$	X	$V_{ m IL}$	Write	Data In	Active
$V_{CC} > V_{PF}$	$ m V_{IL}$	$ m V_{IL}$	V_{IH}	Read	Data Out	Active
	$V_{ m IL}$	$V_{ m IH}$	V_{IH}	Read	High-Z	Active
$V_{SO} < V_{CC} < V_{PF}$	X	X	X	Deselect	High-Z	CMOS Standby
$V_{\rm CC} < V_{\rm SO} < V_{\rm PF}$	X	X	X	Deselect	High-Z	Data-Retention Mode

SETTING THE CLOCK

As shown in Table 2, bit 7 of the century register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the DS1744 registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator can be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The \overline{OSC} bit is the MSB (bit 7) of the seconds registers (Table 2). Setting it to a 1 stops the oscillator.

FREQUENCY TEST BIT

As shown in Table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the oscillator is running, the LSB of the seconds register toggles at 512Hz. When the seconds register is being read, the DQ0 line toggles at the 512Hz frequency as long as conditions for access remain valid (i.e., \overline{CE} low, \overline{OE} low, \overline{WE} high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1744 is guaranteed to keep time accuracy to within ±1 minute per month at +25°C. The RTC is calibrated at the factory by Dallas Semiconductor using nonvolatile tuning elements, and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary. Clock accuracy is also affected by the electrical environment; caution should be taken to place the RTC in the lowest-level EMI section of the PC board layout. For additional information, refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks.

CLOCK ACCURACY (PowerCap MODULE)

The DS1744 and DS9034PCX are individually tested for accuracy. Once mounted together, the module typically keeps time accuracy to within ± 1.53 minutes per month (35ppm) at ± 25 °C. Clock accuracy is also affected by the electrical environment and caution should be taken to place the RTC in the lowest-level EMI section of the PC board layout. For additional information, refer to *Application Note 58: Crystal Considerations with Dallas Real-Time Clocks*.

Table 2. Register Map

ADDDECC				DATA	4				EUNCTION	DANCE
ADDRESS	B7	B6	B5	B4	В3	B3 B2 B1 B0 FUNCTI		FUNCTION	RANGE	
7FFF		10 Y	ear			Yea	r		Year	00-99
7FFE	X	X	X	10 Month	Month				Month	01-12
7FFD	X	X	10	Date		Dat	е		Date	01-31
7FFC	BF	FT	X	X	X		Day		Day	01-07
7FFB	X	X	10	Hour		Ног	ır		Hour	00-23
7FFA	X		10 Minutes	S	Minutes			Minutes	00-59	
7FF9	OSC		10 Second	S	Seconds			Seconds	00-59	
7FF8	W	R	10 C	entury		Centu	ıry		Century	00-39

 \overline{OSC} = Stop Bit R = Read Bit FT = Frequency Test W = Write Bit X = See Note BF = Battery Flag

Note: All indicated "X" bits are not used but must be set to a "0" during write cycle to ensure proper clock operation.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1744 is in the read mode whenever \overline{OE} (output enable) is low, \overline{WE} (write enable) is high, and \overline{CE} (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data is available at the DQ pins within t_{AA} after the last address input is stable, providing that the \overline{CE} and \overline{OE} access times and states are satisfied. If \overline{CE} or \overline{OE} access times and states are not met, valid data is available at the latter of chip-enable access (t_{CEA}) or at output-enable access time (t_{OEA}). The state of the DQ pins is controlled by \overline{CE} and \overline{OE} . If the outputs are activated before t_{AA} , the data lines are driven to an intermediate state until t_{AA} . If the address inputs are changed while \overline{CE} and \overline{OE} remain valid, output data remains valid for output-data hold time (t_{OH}) but then goes indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1744 is in the write mode whenever \overline{WE} and \overline{CE} are in their active state. The start of a write is referenced to the latter occurring transition of \overline{WE} or \overline{CE} . The addresses must be held valid throughout the cycle. \overline{CE} or \overline{WE} must return inactive for a minimum of t_{WR} prior to the initiation of another read or write cycle. Data in must be valid t_{DS} prior to the end of write and remain valid for t_{DH} afterward. In a typical application, the \overline{OE} signal is high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to \overline{WE} transitioning low, the data bus can become active with read data defined by the address inputs. A low transition on \overline{WE} then disables the output t_{WEZ} after \overline{WE} goes active.

DATA-RETENTION MODE

The 5V device is fully accessible and data can be written or read only when V_{CC} is greater than V_{PF} . However, when V_{CC} is below the power-fail point, V_{PF} (point at which write protection occurs), the internal clock registers and SRAM are blocked from any access. At this time the power-fail reset-output signal (\overline{RST}) is driven active and remains active until V_{CC} returns to nominal levels. When V_{CC} falls below the battery switch point V_{SO} (battery supply level), device power is switched from the V_{CC} pin to the backup battery. RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The 3.3V device is fully accessible, and data can be written or read only when V_{CC} is greater than V_{PF} . When V_{CC} falls below V_{PF} access to the device is inhibited. At this time the power-fail reset-output signal (\overline{RST}) is driven active and remains active until V_{CC} returns to nominal levels. If V_{PF} is less than V_{SO} , the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{PF} . If V_{PF} is greater than V_{SO} , the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{SO} . RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The \overline{RST} signal is an open-drain output and requires a pullup. Except for the \overline{RST} , all control, data, and address signals must be powered down when V_{CC} is powered down.

BATTERY LONGEVITY

The DS1744 has a lithium power source that is designed to provide energy for clock activity and clock and RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply is sufficient to power the DS1744 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at +25°C with the internal clock oscillator running in the absence of V_{CC} power. Each DS1744 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{PF} , the lithium energy source is enabled for battery-backup operation. Actual life expectancy of the DS1744 is much longer than 10 years since no lithium battery energy is consumed when V_{CC} is present.

BATTERY MONITOR

The DS1744 constantly monitors the battery voltage of the internal battery. The battery flag bit (bit 7) of the day register is used to indicate the voltage-level range of the battery. This bit is not writable and should always be a 1 when read. If a 0 is ever present, an exhausted lithium energy source is indicated, and both the contents of the RTC and RAM are questionable.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground.	0.3V to +6.0V
Operating Temperature Range	40°C to +85°C (noncondensing)
Storage Temperature Range	40°C to +85°C (noncondensing)
Soldering Temperature	See IPC/JEDEC J-STD-020 Specification (EDIP, Note 7)

This is a stress rating only and functional operation of the device at these or any other condition beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.

OPERATING RANGE

RANGE	TEMP RANGE	$\mathbf{V}_{\mathbf{CC}}$
Commercial	0°C to +70°C, Noncondensing	3.3V ±10% or 5V±10%
Industrial	-40°C to +85°C, Noncondesnsing	3.3V ±10% or 5V±10%

RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = Over the operating range)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage (All Inputs) $V_{CC} = 5V \pm 10\%$	V_{IH}	2.2		$V_{CC} + 0.3V$	V	1
$V_{CC} = 3.3V \pm 10\%$	V_{IH}	2.0		$V_{CC} + 0.3V$	V	
Logic 0 Voltage (All Inputs) $V_{CC} = 5V \pm 10\%$	V_{IL}	-0.3		0.8	V	
$V_{CC} = 3.3V \pm 10\%$	V_{IL}	0.3		0.6	V	1

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I_{CC}			75	mA	2, 3
$\frac{\text{TTL Standby Current}}{(\overline{\text{CE}} = V_{\text{IH}})}$	I _{CC1}			6	mA	2, 3
CMOS Standby Current $(\overline{CE} \ge V_{CC} - 0.2V)$	Icc_2			4	mA	2, 3
Input Leakage Current (Any Input)	${ m I}_{ m IL}$	-1		+1	μΑ	
Output Leakage Current (Any Output)	I_{OL}	-1		+1	μΑ	
Output Logic 1 Voltage (I _{OUT} = -1.0mA)	V_{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} = +2.1mA)	V_{OL}			0.4		1
Write Protection Voltage	$V_{ ext{PF}}$	4.25		4.50	V	1
Battery Switchover Voltage	V_{SO}		$V_{BAT} \\$,		1, 4

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 3.3V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I_{CC}			30	mA	2, 3
$ \frac{\text{TTL Standby Current}}{(\overline{\text{CE}} = V_{\text{IH}})} $	I _{CC1}			2	mA	2, 3
CMOS Standby Current $(\overline{CE} \ge V_{CC} - 0.2V)$	I_{CC2}			2	mA	2, 3
Input Leakage Current (Any Input)	I_{IL}	-1		+1	μΑ	
Output Leakage Current (Any Output)	I_{OL}	-1		+1	μΑ	
Output Logic 1 Voltage (I _{OUT} = -1.0mA)	V_{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} = +2.1mA)	V_{OL}			0.4		1
Write Protection Voltage	$ m V_{PF}$	2.80		2.97	V	1
Battery Switchover Voltage	V_{SO}		$egin{array}{c} V_{BAT} \ or \ V_{PF} \end{array}$		V	1, 4

AC CHARACTERISTICS—READ CYCLE (5V)

(V_{CC} = 5.0V ±10%, T_A = Over the operating range.)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t_{RC}	70			ns	
Address Access Time	t_{AA}			70	ns	
CE to DQ Low-Z	t_{CEL}	5			ns	
CE Access Time	t_{CEA}			70	ns	
CE Data Off Time	t_{CEZ}			25	ns	
OE to DQ Low-Z	$t_{ m OEL}$	5			ns	
OE Access Time	$t_{\rm OEA}$			35	ns	
OE Data Off Time	t_{OEZ}			25	ns	
Output Hold from Address	t_{OH}	5			ns	

AC CHARACTERISTICS—READ CYCLE (3.3V)

(V_{CC} = 3.3V $\pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t_{RC}	120			ns	
Address Access Time	t_{AA}			120	ns	
CE to DQ Low-Z	$t_{\rm CEL}$	5			ns	
CE Access Time	t_{CEA}			120	ns	
CE Data Off Time	t_{CEZ}			40	ns	
OE to DQ Low-Z	t_{OEL}	5			ns	
OE Access Time	t_{OEA}			100	ns	
OE Data Off Time	t_{OEZ}			35	ns	
Output Hold from Address	t_{OH}	5			ns	

READ CYCLE TIMING DIAGRAM



AC CHARACTERISTICS—WRITE CYCLE (5V)

(V_{CC} = 5.0V ±10%, T_A = Over the operating range.)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle Time	$t_{ m WC}$	70			ns	
Address Setup Time	t _{AS}	0			ns	
WE Pulse Width	$t_{ m WEW}$	50			ns	
CE Pulse Width	t_{CEW}	60			ns	
Data Setup Time	$t_{ m DS}$	30			ns	
Data Hold Time	t _{DH1}	0			ns	8
Data Hold Time	t _{DH2}	0			ns	9
Address Hold Time	t _{AH1}	5			ns	8
Address Hold Time	t _{AH2}	5			ns	9
WE Data Off Time	$t_{ m WEZ}$			25	ns	
Write Recovery Time	$t_{ m WR}$	5			ns	

AC CHARACTERISTICS—WRITE CYCLE (3.3V)


(V_{CC} = 3.3V $\pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle Time	$t_{ m WC}$	120			ns	
Address Setup Time	t_{AS}	0		120	ns	
WE Pulse Width	$t_{ m WEW}$	100			ns	
CE Pulse Width	$t_{\rm CEW}$	110			ns	
CE and CE2 Pulse Width	t_{CEW}	110			ns	
Data Setup Time	t_{DS}	80			ns	
Data Hold Time	t_{DH1}	0			ns	8
Data Hold Time	t_{DH2}	0			ns	9
Address Hold Time	t _{AH1}	0			ns	8
Address Hold Time	t _{AH2}	10			ns	9
WE Data Off Time	$t_{ m WEZ}$			40	ns	
Write Recovery Time	$t_{ m WR}$	10			ns	

WRITE CYCLE TIMING DIAGRAM, WRITE-ENABLE CONTROLLED



WRITE CYCLE TIMING DIAGRAM, CHIP-ENABLE CONTROLLED




POWER-UP/DOWN AC CHARACTERISTICS (5V)

(V_{CC} = 5.0V $\pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{\text{CE}}$ or $\overline{\text{WE}}$ at V_{IH} Before Power-Down	$t_{\rm PD}$	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t_{F}	300			μs	
V_{CC} Fall Time: $V_{PF(MIN)}$ to V_{SO}	t_{FB}	10			μs	
V _{CC} Rise Time: V _{PF(MIN)} to V _{PF(MAX)}	t_{R}	0			μs	
Power-Up Recover Time	t_{REC}			35	ms	
Expected Data-Retention Time (Oscillator ON)	t_{DR}	10			years	5, 6

POWER-UP/DOWN TIMING (5V DEVICE)




POWER-UP/DOWN CHARACTERISTICS (3.3V)

(V_{CC} = 3.3V $\pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE or WE at V _{IH} , Before Power- Down	t_{PD}	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t_{F}	300			μs	
V_{CC} Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t_R	0			μs	
V _{PF} to RST High	$t_{ m REC}$			35	ms	
Expected Data-Retention Time (Oscillator ON)	t_{DR}	10			years	5, 6

POWER-UP/DOWN WAVEFORM TIMING (3.3V DEVICE)



CAPACITANCE

 $(T_A = +25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance On All Input Pins	C_{IN}			14	pF	
Capacitance On All Output Pins	Co			10	pF	

AC TEST CONDITIONS

Output Load: 50pF + 1TTL Gate Input Pulse Levels: 0 to 3.0V

Timing Measurement Reference Levels:

Input: 1.5V Output: 1.5V

Input Pulse Rise and Fall Times: 5ns


NOTES:

- 1) Voltages are referenced to ground.
- 2) Typical values are at +25°C and nominal supplies.
- 3) Outputs are open.
- 4) Battery switchover occurs at the lower of either the battery terminal voltage or V_{PF}.
- 5) Data-retention time is at +25°C.
- 6) Each DS1744 has a built-in switch that disconnects the lithium source until the user first applies V_{CC} . The expected t_{DR} is defined for DIP modules and assembled PowerCap modules as a cumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 7) RTC modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post-solder cleaning with water-washing techniques is acceptable, provided that ultrasonic vibration is not used.

In addition, for the PowerCap:


- a.) Dallas Semiconductor recommends that PowerCap module bases experience one pass through solder reflow oriented with the label side up ("live-bug").
- b.) Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad, and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows, and use a solder wick to remove solder.
- 8) t_{AH1} , t_{DH1} are measured from \overline{WE} going high.
- 9) t_{AH2} , t_{DH2} are measured from \overline{CE} going high.

PACKAGE INFORMATION




mation, go to <u>www.maxim-ic</u>					
		RE	REMSONS		
		LTR DESCR	арттон — — — — — — — — — — — — — — — — — — —	DATE	APPRENED
		A ECN 35439	3		Ţ
B 17.27	### PIN MAX 38.61 39.12 ### 8.38 9.40 ### 254 3.30 ### 19.29 24 PIN 76 ### 18.80 24 PIN 76 ### ALL PACKAGES MIN MAX ### 10.25 1.02 ### 3.05 4.06 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00 ### 14.99 16.00	32 PIN 740 MIN MAX 1 42.67 43.69 5 8.38 9.40 1.78 2.54 1	40 PIN 720 MIN MAX 62.71 53.72 7.11 9.13 1.78 2.54 40 PIN 720 32 PIN 740		
	SIZE FSCM NO	DWE NO.			REV
	I A I	56-G00	01-001		A

PACKAGE INFORMATION (continued)



PACKAGE INFORMATION (continued)



PACKAGE INFORMATION (continued)

